n-and p-type Ge nanowires were synthesized by a multistep process in which axial elongation, via vapor-liquid-solid ͑VLS͒ growth, and doping were accomplished in separate chemical vapor deposition steps. Intrinsic, single-crystal, Ge nanowires prepared by Au nanocluster-mediated VLS growth were surface-doped in situ using diborane or phosphine, and then radial growth of an epitaxial Ge shell was used to cap the dopant layer. Field-effect transistors prepared from these Ge nanowires exhibited on currents and transconductances up to 850 A/m and 4.9 A/V, respectively, with device yields of Ͼ85%.
One-dimensional nanostructures, such as semiconductor nanowires and single-walled carbon nanotubes are promising building blocks for nanoscale device applications ranging from biological sensors to nanoelectronics. [1] [2] [3] [4] [5] The ability to control rationally and predictably the properties of these building blocks will be essential for improving the properties of individual devices and moving toward integrated nanosystems. In particular, the availability of both n-and p-type semiconductor components would enable the assembly of complementary logic devices, which can exhibit faster switching speeds and lower power consumption than unipolar devices. Complementary devices based on carbon nanotubes have been demonstrated by several groups, 4, 5 although the simultaneous production of metallic and semiconducting nanotubes during growth, 5 as well as the fact that n-type doping is typically accomplished following device assembly and is not always permanent, 5 could limit applications.
Semiconductor nanowires offer the ability to control composition and doping at the time of synthesis by applying the knowledge gained from research on planar semiconductor systems. 1 Complementary doping has been demonstrated in several nanowire materials such as silicon ͑Si͒ and gallium nitride ͑GaN͒, 1,2,6 and has been used to assemble inverters, bipolar transistors, and light-emitting diodes. 2,6 However, achieving good electronic properties for both p-and n-channel field-effect transistors ͑FETs͒ ( p-FETs and n-FETs͒ in the same material has proved challenging. As transistor switching speeds and on currents are ultimately limited by carrier mobilities, it is desirable to fabricate complementary nanowire devices using semiconductors with high carrier mobilities. Germanium has higher electron and hole mobilities than Si 7 and, therefore, offers potential performance gains compared to Si-based planar and nanowire devices.
Here, we describe the synthesis of p-and n-type Ge nanowires and the fabrication of Ge nanowire p-and n-FETs. Previously, Ge nanowires have been synthesized by the vapor-liquid-solid ͑VLS͒ approach in which vapor phase Ge is provided by laser ablation, 8 physical vapor transport, 9, 10 or by a molecular precursor in a chemical vapor deposition ͑CVD͒ process. 11, 12 The CVD approach coupled with VLS is especially attractive since it enables the precise control of reactants and dopants needed to achieve highquality electronic materials and, furthermore, can be extended to produce more complex nanowires, such as coreshell structures via homogenous radial growth. 11 Our overall approach to the controlled growth and doping of complementary Ge nanowires is outlined in Fig. 1 . Intrinsic nanowire growth from 10 nm Au nanoclusters 11, 13 was initiated at 320°C and 500 Torr using 1.5% germane (GeH 4 ) in an atmosphere of hydrogen (H 2 ). After this nucleation step, elongation of the single-crystal nanowire structure was carried out at a reduced temperature of 285°C to minimize nonspecific decomposition of germane on the nanowire surface. 14 The nanowire surfaces were then doped at 380°C with either phosphine (PH 3 ) or diborane (B 2 H 6 ) ͑both 100 ppm in H 2 ) at 5 Torr in the absence of germane. The doping conditions were chosen to produce a self-limited layer of activated dopant atoms 15 as estimated from atomic-layerdoping studies on planar SiGe. 16 -18 The 10 nm ␦-doped cores were then coated with a ϳ5 nm thick i-Ge shell. 11 Transmission electron microscopy ͑TEM͒ was used to characterize the core diameter, shell thickness, and crystallinity of Ge nanowires grown by our core-shell method. APPLIED PHYSICS LETTERS VOLUME 84, NUMBER 21 24 MAY 2004 Figure 2 shows a representative Ge nanowire with a diameter of 22 nm. In agreement with previous studies of VLS-grown nanowires, 13 the diameter of Ge nanowires grown without shells correlated well with the diameter of the Au nanoclusters: Among 50 wires grown from 10 nm nanoclusters, the diameter was 10Ϯ3 nm. The same nanocluster size, nucle-ation step, and axial growth step, followed by the doping and shell growth steps described above, were used to produce the nanowire shown in Fig. 2 . Among 50 wires in this sample, the diameter was 20Ϯ4 nm, confirming that a shell of thickness ϳ5 nm was grown. The TEM data also demonstrate that the diameter is uniform along the length of the wire ͓Figs. 2͑b͒ and 2͑c͔͒, and thus that radial shell growth occurred after, but not during, axial core growth, as concomitant axial and radial growth lead to tapering. High-resolution TEM images shown in Figs. 2͑b͒ and 2͑c͒ further show that the capping shell is epitaxial along the entire length of the nanowire. Systematic electrical transport measurements were carried out to evaluate the performance of FETs fabricated from our doped Ge nanowires. The FETs consisted of individual Ge nanowires with Ti source and drain contacts ͑typical separation 1.5 m͒, and were gated via the degenerately doped Si substrate through a 60 nm thick zirconium oxide (ZrO 2 ) dielectric layer. Figure 3͑a͒ shows the current (I D ) versus drain-source bias voltage (V D ) ͑output characteris-tics͒ for a boron-doped Ge nanowire at different values of the gate voltage (V G ). The curves are characteristic of a p-channel metal-oxide-semiconductor ͑MOS͒ FET. 7 The linear relationship of I D and V D at low bias indicates good ohmic contact to the nanowire with a contact resistance of Ͻ200 k⍀, which was typical for the devices studied. Only slight curvature corresponding to saturation effects is observed for ͉V D ͉Ͻ2 V. A plot of I D versus V G ͑transfer char-acteristic͒ with V D fixed at 1 V shows the on/off ratio of 10 5 and subthreshold slope of 240 mV/dec ͓Fig. 3͑b͔͒. The transconductance at V D ϭ1 V was 3.3 A/V, corresponding to an estimated field-effect mobility of ϳ115 cm 2 /V s. 20 The on current at 1 V drain and Ϫ2 V gate overdrive was 4.8 A. on current of 360 A/m for a 1 m gate length. Among 30 p-FETs measured on two separately fabricated samples, the total yield was 86%. The average ͑maximum͒ on current was 250 A/m ͑850 A/m͒, and the average ͑maximum͒ transconductance was 2.8 A/V ͑4.9 A/V͒ corresponding to a field-effect mobility of ϳ100 cm 2 /V s (170 cm 2 /V s).
Output and transfer characteristics for a phosphorusdoped Ge nanowire FET are shown in Figs. 3͑c͒ and 3͑d͒ . The Ti contacts are ohmic with low contact resistance, as in the case of the p-FET. The gate response is characteristic of an n-channel MOSFET. 7 The on current for the n-FET was 200 A/m at 1 V drain and 4 V gate overdrive, the subthreshold slope was 675 mV/dec, and the on/off ratio was 10 3 . The relatively higher off current observed in the n-FETs versus the p-FETs could be caused by acceptor impurities in the intrinsic Ge core or by acceptors at the ͑unpassivated͒ nanowire surface. The transconductance of 0.6 A/V at 1 V drain corresponds to a field-effect mobility of ϳ20 cm 2 /V s. Forty-five n-FETs on three separately fabricated samples had a yield of 88%. The average ͑maximum͒ on current was 125 A/m ͑200 A/m͒, and the average ͑maximum͒ transconductance was 0.6 A/V ͑1.0 A/V͒ corresponding to a field-effect mobility of ϳ20 cm 2 /V s (35 cm 2 /V s).
The on currents and transconductances of our complementary Ge nanowire FETs exceed those of previously reported Si ͑Ref. 20͒ and GaN ͑Refs. 6 and 21͒ nanowire transistors, and are similar to those recently published for p-type Ge nanowire FETs by Wang et al. 12 The on currents also compare favorably to that of a recently reported planar Ge p-MOSFET which had an on current of 100 A/m at 2 V drain and Ϫ1 V gate overdrive for a 2 m gate length. 22 The calculated mobility of the planar FET, 313 cm 2 /V s, was larger than we found for our system, although this is not surprising given that the surfaces of the Ge nanowire FETs were unpassivated. Higher mobilities and smaller subthreshold slopes should be obtainable for future Ge nanowire FETs by deposition of a Ge oxynitride 23 or SiGe capping layer that could limit charge traps at the nanowire surface. Our bottom-up approach to device fabrication will allow such passivation to be carried out in situ following Ge nanowire synthesis, and this should lead to improved characteristics for both n-and p-type Ge nanowire FETs.
In conclusion, our multistep low-temperature nanocluster-mediated VLS nanowire growth and doping method represents a straightforward and flexible way to produce n-and p-Ge nanowires for nanoscale device applications. Complementary FETs made from these nanowires show high transconductances and excellent ohmic contacts. Further improvements in Ge nanowire FET performance are expected from optimization of the doping procedure and attention to surface passivation. Self-limiting surface doping of nanowires also offers the potential advantage of controlling dopant fluctuations that become critical at the nanoscale. The efficacy of this method in Ge suggests that it should be considered as a general and rational approach to the controlled doping of other nanowire materials in the future.
